Home
About Us
Adoption
PriceList
Exhibits
Univ.Adaptation
EBooks
Jobs
Contact
Site
Search:
OR
OR
OR
Book Detail
A System Verilog Primer
Author(s) :J. Bhaskar
ISBN
:
9788178002804
Name
:
A System Verilog Primer
Price
:
795.00
Author/s
:
J. Bhaskar
Type
:
Text Book
Pages
:
350
Year of Publication
:
Rpt. 2024
Publisher
:
BS publications / BSP Books
Binding
:
Paperback
BUY NOW
Request for Evaluation Copy
Like us on our Pages
Book Review Form
Contents
1.
Introduction,
2.
Language Elements,
3.
Composite Types,
4.
Expressions,
5.
Behavioral Modeling,
6.
Structural Modeling,
7.
Other Topics,
8.
Advanced Verification Topics,
9.
Assertions
About the Author
J. Bhasker is an Architect at eSilicon Corporation. Prior to that, he was a Distinguished Member of Technical Staff at Bell Laboratories. He has received a Meritorious Service Award from IEEE Computer Society for his technical contributions and continued leadership in the development of the EDA standards, especially the VHDL and Verilog RTL synthesis standards.
«
Back
Like us on our Pages
2024, BSP Books. Website design by BSP Books, Best viewed in 1024x768.
